Low-voltage organic field-effect transistors promise for low power consumption logic circuits. To enhance the efficiency of the logic circuits, the control of the threshold voltage of the transistors they are based on is crucial. We report the systematic control of the threshold voltage of electrolyte-gated OFETs by using various gate metals. The influence of the work function of the metal is investigated in metal-electrolyte-organic semiconductor diodes and electrolyte-gated OFETs. A good correlation is found between the flat-band potential and the The possibility to process organic electronic materials from solution allows for printing electronic systems on a wide variety of large-area and flexible substrates, thus enabling new applications and ultra-low cost electronics (1) (2) (3) . The transistor is a corner stone in modern electronics. The organic field-effect transistors (OFETs) are promising devices for applications that require medium-speed operation, such as in driving circuits for displays (4) and sensors (5, 6) . However, to enable their integration in portable devices or electronic labels, i.e. distributed systems typically driven by printed batteries (7) or solar cells (8) , the OFETs should operate at low voltage and power. A low driving voltage can be achieved by employing a gate dielectric composed of a ultra-thin cross-linked polymer (9), a selfassembled monolayer in combination with a thin metal oxide layer (10) , or high-permittivity dielectrics (11) . However, high-quality inorganic dielectrics or ultra-thin organic dielectrics are normally difficult to combine with common printing technologies. Recently, various electrolytes have successfully been explored as the gate insulator in low-voltage operating OFETs (12) (13) (14) (15) (16) (17) . In this case, the formation of the gate capacitance includes polarization of both electronic and ionic charges. Indeed, if we consider a p-channel OFET, applying a negative voltage to the gate attracts cations from the solution towards the electrolyte/gate interface while anions are repelled towards the electrolyte/semiconductor interface. Such ion redistribution results in the formation of electrical double layers (EDLs) at the two interfaces.
These two EDLs can be assimilated to two capacitors in series, in which the redistributed ions in the electrolyte are balanced by oppositely charged electronic charge carriers at the gate electrode and in the semiconductor, respectively (Fig. 1A) . The ionic and electronic charges within these EDLs are separated by only a few Å, resulting in a very high capacitance (typically above 1 Fcm -2 ), which allows for OFETs to operate below 1 V. However, one major drawback of using an electrolyte as the gate insulator material is that the switching speed is reduced. This is a result of the slow ion polarization within the electrolyte. However, polyelectrolyte-gated OFETs exhibit relatively fast switching speed (about 10 s for shortchannel devices) (18) and can be integrated into circuits with delay times of 300 s (19) . However, the existence of both of these regimes is actually constrained by the possibility to inject the appropriate charge carriers from the source electrode. Because gold is unlikely to inject electrons in P3HT, due to a too high energy barrier, the electron accumulation regime is replaced by a regime where the semiconductor layer behave as a dielectric; for this reason, the regime at V GS > V FB will be termed "dielectric", and is illustrated by a linear variation of the electric potential (constant electric field) across the film. The hole accumulation regime is marked by a small bend bending at the insulator-semiconductor interface, which mirrors the accumulation of free charges there.
The flat-band potential can be estimated by measuring the photopotential as a function of the intensity of light illumination or the onset of the photocurrent. Its value is given by Equation
(1), where W M and W s are the gate and semiconductor work functions, respectively. Q is is the interface charge density and C i the capacitance of the insulator layer (per unit area).
An additional difference between the flat-band and threshold voltages stems from an energy distribution of localized levels near the transport band edge that act as shallow traps for charge carriers (20) (21) (22) . As the gate voltage increases, the traps become filled and the charge carriers start to drift in the transport band.
Ways to adjust the threshold voltage include the use of a second gate electrode (23) , modifying the insulator-semiconductor interface with dipolar molecules (24) and doping the semiconductor (25) . Furthermore, recent reports show that changing the gate electrode material may lead to a slight shift of V TH (26) .
In this paper, we report on a systematic control of V TH in polyelectrolyte-gated OFETs by changing the metal of the gate. Because the operating voltage in these devices is comparable to the respective variation of the work function, it is possible to tune the threshold voltage over the whole potential window by changing the metal of the gate. In addition, we use the concept of V TH -tuning to optimize the transition regime in depleted-load logic inverters.
Results and Discussion

Metal-Electrolyte-Organic Semiconductor Diodes
According to Equation (1), the flat-band potential linearly depends on the work function of the gate. The work functions usually found in tables are measured in high vacuum in order to avoid any surface contamination. In our devices, the gate consists of a metal film evaporated on top of the polyelectrolyte, thus resulting in unavoidable degradations of the metal surface and subsequent modifications of the work function. Furthermore, the geometry of the device prevents any direct estimation of the actual work function (through e.g., photoelectron spectroscopy or Kelvin probe measurements.) Instead, we conducted capacitance-voltage measurements on capacitors made by stacking P3HT and the polyelectrolyte P(VPA-AA) between two metal electrodes (Fig. 1A) . In all cases, the bottom electrode is made of gold.
The effective area of the diode was 0.04 mm 2 . The capacitance of the diode was measured as a function of the applied voltage at a frequency of 1 kHz. The curves in Fig. 1C , which represent the data for six different metals (gold, nickel, copper, titanium, aluminum and calcium) behave differently from what is usually found in conventional semiconductor diodes, where the voltage-dependent capacitance is explained in terms of modulation of a space-charge layer (27) . Instead, the capacitance remains independent of the voltage up to a point where it abruptly increases to reach a second, higher, gate-voltage independent value. We explain this shape in terms of the model depicted in Fig. 1B , which was detailed above. In the first regime, which corresponds to V GS > V FB , the semiconductor layer behaves as a dielectric because electrons cannot be injected from gold. Furthermore, proton penetration into the semiconductor bulk is unlikely due to the hydrophobicity of P3HT. This is confirmed with our capacitance measurement ( Fig. 1 SI) . Accordingly, we have two capacitances (C1 and C2) in series. Because the P3HT layer is thicker than the electrical double-layer at the metal electrode, its respective capacitance is lower. When two capacitances are in series, the total capacitance is dominated by the smallest one, C2 in that case. We note that the value of the is extracted from the C-V curves by estimating the charges Q(V) transported through the P3HT layer in the accumulation regime (V<V FB ) from Equation (2):
Q(V) is converted in a density of charge carriers at the semiconductor-electrolyte interface and plotted versus voltage (Fig. 1D ). If we assume that the mobility is little dependent on the gate voltage, then the drain current in a transistor is proportional to the density of charge carriers. Fig. 1D displays clear subthreshold regimes, in which traps limit the current, and an above threshold regime where all traps are filled, leading to an increased current. The threshold voltage is estimated by extrapolating the above threshold straight line to zero current. The corresponding data are given in Table 1 Ca is an artifact coming from the fact that the capacitance is limited by the metal-electrolyte interface. 
Influence of the gate metal on Electrolyte-gated Organic Field-Effect Transistors
Our electrolyte-gated OFETs are manufactured in a bottom-contact, top-gate configuration. Interdigitated electrodes are here used ( Fig. 2A) and the channel length and width are 2 m and 15 mm, respectively. The gate area is 0.42 mm 2 , which is much higher than that of the transistor channel (0.03 mm 2 ), so that the resulting capacitance is always that of the double-layer at the P3HT side, whichever the nature of the metal at the gate. The transfer characteristic is presented for OFETs with Au and Ca gate electrodes ( The deviation of the V TH from the V FB is tentatively attributed to the presence of charge traps.
We find two tentative explanations for the difference between V TH determined from the capacitance (V TH capa ) and the transfer curve of the transistor (V TH tran ). One might come from an erroneous extraction of V TH tran due to the method used. Indeed, the ELR method is sensitive to gate leakage in short channel devices and might lead to an overestimation of V TH .
On the other hand, the fact that in the case of Ni, Al and Ca, the resulting capacitance in the accumulation regime is that of the (oxidized) metal instead of that of the double-layer at the P3HT electrode could lead to an inaccurate estimation of V TH capa . For the devices presented the V TH variation extends over almost 1 V, which corresponds to half of the entire operating voltage regime.
Unipolar Inverters Based on Electrolyte-Gated OFETs
The ability to tune the V TH of an OFET is of great interest when designing integrated circuits. Complementary circuit design, which includes both n-and p-channel transistors, dominates the electronic industry today. However, unipolar circuits are generally easier to manufacture and are also sufficient for analyzing the impact of the modification of the V TH .
Hence, in this work, logic inverters, in many respects being the simplest kinds of integrated circuits, that use a unipolar circuit design are analyzed. An inverter has two components: a load (L) and a driver (D). The driver is a transistor, typically of enhancement mode type, while the load can be either a resistor or another transistor. Two load transistor configurations are possible, the diode-load and the depleted-load (or zero-gate load). The latter configuration shows better static behavior, but is typically slower to switch (28) , and is used in this work. In the depleted-load configuration (inset Fig. 3A) , the gate of the load transistor is connected to its own source, thus V GS = 0 V at all times. As long as by using a metal with a work function even higher than that of Au, for instance by using Pt, as the gate electrode material in the load transistor. Off course, another strategy is to choose a metal electrode with a lower work function than that of Ca for the gate of the driver transistor.
Moreover, a semiconductor with a relatively higher ionization potential should shift the voltages to more negative values.
Conclusions
In summary, systematic control of the threshold voltage in polyelectrolyte-gated respectively. This implies that the dimensional ratio of the load and the driver transistor channels is no longer of significant importance, which then enables size reduction of circuits. To rule out proton penetration into the semiconductor bulk, we performed C-V measurements with a forward and a backward sweeps (Fig. S1 ). When sweeping back the voltage to +1 V, the capacitance reaches the same value as prior to sweeping the voltage forward. This indicates that no proton penetration occurs in the device, which would have resulted in an increase of the capacitance at positive voltages. 
Materials and Methods
Materials
Extraction of the threshold voltage from the transfer curves
V TH was extracted from the transfer curve potted in a linear scale (Fig. S2) following the extrapolation in linear region (ELR) method. V TH is obtained by adding V DS /2 to the intersect with the x-axis. When the curve showed hysteresis, the average of the forward and backward sweep was taken. The drop in the current indicates a negative transconductance, phenomenon, which has already been observed by others in electrolyte-gated OFETand that has been attributed to coulombic repulsion between charge carriers (1). 
Evolution of V TH and V FB in function of the gate work function
V FB (Fig. S3A ) and V TH (Fig. S3B) were plotted in function of the gate work function. A clear correlation is observed in the evolution of V FB and V TH in function of the work function of the gate material, except for Ca, which spontaneaously reacts with the water from the electrolyte (the top of the Ca layer being protected by an Al layer) leading to an important modification of its work function. The others metals also undergo a work function modification since they are in contact with the electrolyte and that the measurements are carried out in ambient atmosphere, leading to a contamination of the surface. This explains the deviation of the trend from the slope of unity that is expected according to Equation (1) (the main text). 
